Related changes

Jump to navigation Jump to search

Enter a page name to see changes on pages linked to or from that page. (To see members of a category, enter Category:Name of category). Changes to pages on your Watchlist are in bold.

Recent changes options Show last 50 | 100 | 250 | 500 changes in last 1 | 3 | 7 | 14 | 30 days
Hide registered users | Hide anonymous users | Hide my edits | Show bots | Hide minor edits
Show new changes starting from 21:51, 31 December 2025
 
Page name:
List of abbreviations:
N
This edit created a new page (also see list of new pages)
m
This is a minor edit
b
This edit was performed by a bot
(±123)
The page size changed by this number of bytes

29 December 2025

     15:21  Abacus Computer diffhist +260 Timm talk contribs

27 December 2025

N    07:12  Memory‎‎ 2 changes history +283 [Timm‎ (2×)]
     
07:12 (cur | prev) +4 Timm talk contribs
N    
07:12 (cur | prev) +279 Timm talk contribs (Created page with "has: merge(1->2 bit) split (2->1 bit) memory (16bit*256address read only) clock and pulse (rising edge detector) and yes all of it has in digital logic sim (name;bits) Input (;bits,what to output) [name;type;args] NOT gate (a;1) [b;1->8;a] [c;memory;b,1,0] (;1,c) User:Timm")

26 December 2025

N    13:05  AddByte diffhist +226 Timm talk contribs (Created page with " A B do A* =+ B* has regs IP R1 RN #ALWAYS CONTAIN NEGATIVE ONE R0 I/O MAX X #OUTPUT X X MAX #X =+ INPUT NOP R0 R0 NOT OP IP A X R1 MAX X AND OP IP A IP R1 X B MAX X IF A = 0 THEN DEC B IP A B RN User:Timm")